Reinforcement learning for hardware acceleration and system-level optimization on FPGA and integrated-circuit platforms: A survey
cs.LG, cs.AI, cs.AR, cs.PF, cs.RO, cs.SY, eess.SY
Submitted: 2026-10-20
Updated: 2026-10-20
Terminology
Related papers
- Polynomial-Augmented Neural Networks (PANNs) with Weak Orthogonality Constraints for Enhanced Function and PDE Approximation
- AIRL-S: Unifying Reinforcement Learning and Search-Based Test-Time Scaling via Adversarial Inverse Reinforcement Learning
- Transformers as Bayesian In-Context Experimenters: Smoothness-Adaptive Efficient ATE Estimation
- Convergence issues in Relational Concept Analysis based on AOC-posets
- Beliefs Beyond Posteriors: The Predictive Cost of ELBO Binding
- Understanding Diffusion Models via Ratio-Based Function Approximation with SignReLU Networks